Please use this identifier to cite or link to this item: http://repository.futminna.edu.ng:8080/jspui/handle/123456789/18827
Full metadata record
DC FieldValueLanguage
dc.contributor.authorPeter, Dibal-
dc.contributor.authorOnwuka, Elizabeth-
dc.contributor.authorJames, Agajo-
dc.contributor.authorAlenoghena, Caroline-
dc.contributor.authorAdejo, Achonu-
dc.date.accessioned2023-05-09T20:18:25Z-
dc.date.available2023-05-09T20:18:25Z-
dc.date.issued2021-01-01-
dc.identifier.issn2210-142X-
dc.identifier.urihttp://repository.futminna.edu.ng:8080/jspui/handle/123456789/18827-
dc.description.abstractVery Large Scale Integration (VLSI) design is a technological advancement in electronics that has widely shortened the window from concept to a working prototype in any design. It has also made it possible to design and develop sophisticated and intelligent electronic systems which are easily adaptable to any field of human endeavor with relative ease. In this paper, the VLSI design of a processor system is presented, which implements two transforms i.e. the discrete wavelet packet, and the Hilbert transforms. The combination of these two transforms in a single processor makes it possible to have a system with enhanced sub-band frequency edge detection in a wideband signal and other specialized areas, which is very useful in such specialized areas of application as spectrum sensing in cognitive radio networks. The results obtained from the simulation and design verification of the processor system showed the effectiveness of the design methodology presented in this paper. As a matter of fact, the arithmetic operators designed in this paper outperformed the arithmetic operators of the Xilinx IP CORE when compared in terms of speed. From the results obtained, it was clear that the processor design performed as expected, at a great speed.en_US
dc.publisherInternational Journal of Computing and Digital Systems Int. J. Com. Dig. Sys. 10, No.1 (Jan-2021)en_US
dc.subjectProcessor,en_US
dc.subjectDiscrete Wavelet Packet Transform,en_US
dc.subjectHilbert Transforms,en_US
dc.subjectFIR Filter,en_US
dc.subjectLifting Stepsen_US
dc.titleVLSI Design of a Processor for Discrete Wavelet Packet and Hilbert Transformsen_US
dc.typeArticleen_US
Appears in Collections:Telecommunication Engineering

Files in This Item:
File Description SizeFormat 
Inter J 02 VLSI_Design_DWPT_HT_Processor_Published.pdf1.73 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.