# DESIGN AND CONSTRUCTION OF UNANIMOUS VOTE (OUNTER MACIIINE 

## BY

## ALLI BABATUNDE SULAIMAN

REC. NO. 98/6875EF

# IDEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING <br> SCHOOL OF ENGINEERING AND ENGINEERING TECHNOLOGY, FEIDERAI, UNIVERSITY OF TECIINOIOGY, MINNA NIGER STATE, NIGERIA. 

# DESIGN AND CONSTRUCTION OF UNANIMOUS VOTE COUNTER MACIIINE 

## BY

## ALLI BABATUNDE SULAIMAN

REG. NO. 98/6875EF

# A PROJFCT REPORT SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE AWARD OF BACHELOR OF ENGHNEERING DEGREE (B.ENG.) IN ELECTRICAL AND COMPUTER ENGINEERING, SCHOOL OF ENGINEERING AND ENGINEERFNG TECHNOLOGY, FEDERAL UNIVERSITY OF TECHNOLOGY, MINNA. 

 NOVEMBER, 2004.
## DECLARATION

I Alli Babatunde Sulaiman, hereby solemnly declare that this project work "Design and Construction of a Unanimous Vote Counter Machine" is the result of my personal effort. It has never been presented else where either wholly or in part for any degree or diploma.

All information derived from published work used in this project have been duly acknowledged.


Signed Alli B.S.
$24(11) \cdot 0.4$
Date

## CERTIFICATION

This is to certily that this project work was carried out by Alli Babatunde Sulaiman in the department of Electrical and Computer Engineering and it has been found to be adequate in scope and content in partial fulfillment for the award of Bachelor's degree in Electrical and Computer Eingineering (B. Eing.).


Engr. J.G. Kolo
(PROIEC" SUPIERVISOR)


Engr. M.D. Abdullahi
(HEAD OF DEPARTMENT)
$\qquad$


## DEDICATION

I dedicate this work to Nlmighty Nllah for his guidance and mercy on me since the day of my inception, till present moment and forever.

## ACKNOWLEDGMENT

It is humanly impossible for one to remember all those who has contributed in one way or the other to one's success in endeavor.

For those whose names are not explicitly in mentioned below, I grave your indulgence. My sincere and heart felt thanks goes to my family, starting from my parents Mr. M.A. Alli and Mrs. M.A. Alli who have been such wonderful parents to me: I am so proud to have such a wonderful parent and words alone cannot express how grateful I am, thank you so much for your love.

I also want to appreciate the Department Lecturers and Technicians starting from my H.O.D in person of Engr. M.D. Abdullahi, Mr. S. Ahmed, Dr. Y.A. Adediran, Mr.Rumala, and Engr. Asula, Mr.Umar and most especially my supervisor, Engr. J.G. Kolo who's despite his busy schedule he made himself available whenever I needed his advice during the course of my project work.

My thanks also goes to my uncle Mr. Abubakar Alli, Alh. Shogunle, Mrs. Ogunbase and family, Alh. OLoko, Uncle Gbenga, Mr. Bayo, Aunty Sidikat Latif Alli, A' Fatai Alli and other Alli Family, Mrs. Ladejobi and Mr. kasali for their unflinching support and encouragement.

My appreciation also goes to my friends Umar Alfa, Simeon Agboola, 'Lanre Azeez, Biliquees Aroyehun, Rukayat Akanbi, Kenny, Matthew, Pa J, Eunice, Tawa, Ayock, yinka, Seun Afolabi, fausat Ladejobi, Azeez \& A'Ganiyu, Nurudeen, salau, A'Rahman, Abbas and Muri, Azeez Abioye, Azeez Iman, Tairu Isa, Ajeniya boyz, Emmanuel Aboh, Dayo and Kola Yetunde Peters, Felicia and Akolade kazeem who were a big encouragement during my stay in school.

My appreciation will not be compele without expressing my beloved gratitude to my broher Lukman (Blakky) for both his finicial and moral support also including my beloved sisters Mrs. Shoungle and Nurse fauziyat Alli. I love you all.
TABLE OF CONTENT page
TITLE PACR ..... ii
DECLARATION ..... iii
CERTIFICATION ..... iv
DEDICATION ..... $v$
ACKNOWLEDGEMENT ..... vi
TABLE OF CONTENTS ..... viii
LIST OF FIGURES ANDTABLES ..... xi
ABSTRACT ..... xiii
CIIAPTER ONE
1.0 GENERAL INTRODUCTION ..... 1
1.1 AIMS AND OBJIECTIVES ..... 2
1.2 LITERATURE REVIEW ..... 3
1.3 PRO.JECT OUTLINE ..... 4
CHAPTER TWO: SYSTEM DESIGN AND ANALYSIS
2.0 INTRODUCTION ..... 5
2.1 POWER SUPPI,Y UNIT ..... 6
2.1.1 Transformer stage ..... 7
2.1.2 Rectification stage ..... 7
2.1.3 Filtering stage ..... 8
2.1.4 Regulator stage ..... 11
2.2 PROCNSSINGUNIT ..... 13
2.2.1 Key pads ..... 13
2.2.2 Adders ..... 14
2.2.3 74LS83 and 74LS283 ..... 16
2.3 DISPLAY UNIT ..... 23
2.3.1 BCD to seven segment decoder ..... 24
2.3.2 Seven segment display ..... 26
2.3.3 Transistors ..... 28
CHAPTER THREE
3.0 DESIGNS AND CONSTRUCTION ..... 30
3.1 CONSTRUCTION PROCEDURE ..... 30
3.1.1 Power supply unit ..... 30
3.1.2 Processing unit ..... 31
3.1.3 Display unit ..... 31
3.1.4 Soldering unit ..... 31
3.1.5 Precautions ..... 32
3.2 TESTING ..... 32
3.2.1 RESULTS ..... 33

## CHAPTER FOUR

4.0 CONCIUSION ANI RECOMMENIDATION ..... 34
4.1 MAINTAINACE ..... 34
4.2 CONCLUSION ..... 34
4.3 RECOMMENDATION ..... 35
REFERENCES ..... 36
APPENDIX I ..... 37
APPENDIX II ..... 38

## LIST OF FI(GURES AND TABLES

Fig. 2.0 Block diagram of the Digital Unanimous vote counter machine.
Fig. 2.1 Block diagram of the power supply.
Fig. 2.2 Circuit diagram of the transformer
Fig. 2.3 Circuit diagram of a full bridge rectifier
Fig. 2.4 Circuit showing a shunt capacitor, C.
Fig. 2.5 Triangular approximation of the ripple components of the output of the
rectifier.
Fig. 2.6 Connection of regulator UA723
Fig. 2.7 Block diagram of the processing unit
Fig. 2.7.1 Logic symbol for a half adder
Fig. 2.7.2 Logic symbol for a full adder
Fig. 2.7.3 Block symbol of generating a full adder
Fig. 2.7.4 Logic symbol of 74LS83
Fig. 2.7.5 Logic symbol of 74LS83 used
Fig. 2.7.6 Logic symbol of 74LS283
Fig. 2.7.7 Internal structure illustrating a carry look-ahead of 74LS283
Fig 2.7.8 Block diagram of internal circuitry of 74LS283
Fig: 2.8 A logic symbol of TIL. 7447
Fig. 2.8.1 A wiring 7447 decoder and seven-segment LED display
Fig. 2.9 A segment arrangement
Fig. 2.9.1 Active segment for each digit

Fig. 2.10 A transistor
Table 2.0 A truth table for a full adder.
Table 2.1 A truth table for 741.583
Table 2.2 Truth table of four bit 74LS283
Table 2.3 Truth table for a BCD) 7447
Table 2.4 Truth table for seven segment LED display
Table 3.0 Result of number of voters


#### Abstract

Due to the erratic nature of voting in the senate meeting, school board meeting, and other committees in the institute of higher learning, it becomes necessary to look for an alternative and better method of voting.

The purpose of this work is to develop a machine that will be use as an alternative way of voting it will save time and fraudulent free nature.

The components used in this design are locally available thereby making it possible to produce the design cheaply.

The counter was designed using 741.S83 and 741.S283 as a summation components. The design was designed to accommodate just twenty-four voters at same time.


## CIIAPTER ONE

### 1.0. GENERAI, INTRODIO "IION

As a result of the way voting is been held in the senate meeting, school board meeting and other committees in the institute of higher learning, where motion is been proposed for deliberation which then result into voting. In these deliberation, it is either supported or opposed by the members but due to waste of time in counting the members by the electoral officials during voting and fraudulent way of voting twice or been counted twice, which may result to cheating of one party or another within the committecs.

Inspite of the modern technology advancement this process can be done in a more better and systematic way, where voting of is been casted at the same time by its members which then give rise to immediate display of result. This lead to the a development Digital Unanimous voter counter machine which is applicable when people are For or Against a motion and the result is to be display immediately.

The design and construction of Digital Unanimous Vote Counter Machine is an introduction to the voting process that will help in reducing fraudulent acts, waste of time in the meeting, easing and evaluating of results. It also give room for privacy during voting so that the members are not aware of each others votes.
\% However, these design is concerned with voting of occurrence, this a process wherehy number of member lior or Against a particular motion is counted properly that is, it is a process of rectifying the afore mention problems, whereby along lasting solution will be provided in such senate meetings, school board meetings and other committees as sated above.

In the design and construction of the vote counter machine, low cost available components and reliable operation where primary factors of consideration to take care of the above mentioned constraints in the conventional way of voling. I initiated this into the design by it doing the lask of summing the various opinions (For or $\Lambda$ gainst) a motion raised and display the result (For or Against) on a display board which is essentially a seven-segments display. It employs a handheld keypad, which is a switch held by each member, a summing section and a display unit section.

This is achieved when each member press on the Yes or No keypad, the summation of these (yes or no) are then sum up by a full adder using both 74LS83 serial adder and a 741 S283 parallel full adder which the send the result to a decoder that interprets the impulse signal into a seven-segment that serve as a display unit thus displaying the results for both Yes and No options. With the displayed results the discrepancy within the members is brought to an end.

Therefore Digital Unanimous Vote Counter machine in such committee and board meetings has become a necessary material/equipment else it will be difficult to meet up to the challenges of the new era of technology

### 1.1. AIMS AND OB.JECTIVES

The design and construction of the Digital Unanimous Vote Counter Machine is targets towards the following:

- The use of readily available components in the markets.
- To reduce the overall cost.
- To reduce fraudulent acts and other vices that occurs during voting exercise.
- Easing and reducing task of electoral officials during practice and evaluation of ligures.
- Saving time during voting by display of result immediately after voting.
- To give rise to privacy of members during voting.
- To create efficiency and Ilexibility.


### 1.2. LITERATURE SURVEY/REVIEW

Haven been privileged to watch some of the events that have unfolded in the senate meeting, school board meeting and other committee in the institute of higher learning but I do believe that there should be special measures to be invoked towards saving voting system of committees/meetings.

The practice of counting the number of particular people that support certain decision and number of people that is against such decision as been ways of practice in meetings over the years but this method serve as waste of time and other vices which may occur during counting.

The right to vote today is far more than the right of one rising hand to be counted, because voting has gone through a lot of technological advancement. It is this development in technology that has lead to the development of Digital Unanimous Vote Counter Machine which can be use in the afore mention group of meetings to meet up with the challenges of the $20^{\text {th }}$ century development.

These will to some extent prevent counting viees like fraudulent of officials and so on, during the exercise. This system works on principle of latch and execute mode, which
will help to give right to an equal and meaningful vote which includes the right to equal and meaningfill participation.

### 1.2.PROJECT OUTIINE

This write up centers around the design and construction of a unanimous vote counter machine and it gives a step by step analysis of the design stages involved.

The chapter one gives a wide introduction, project aim and objectives, and the literature review.

The second chapter deals with system theory of designing the work and the calculations of the components used.

The third chapter deals with construction and testing of the unanimous vote counter machine

The fourth chapter deals with maintenance, conclusion, recommendation and references

## CHAPTER TWO

## SYSTEM DESIGN AND ANAIYSIS

### 2.0 INTRODUCTION

It is a common practice in electrical, electronics and computer engineering to always deseribe system with the aid of block diagrams. Therefore the block diagrams of the system inder design are hereby presented in ligure 2.0 below.


FIG. 2.0: hlock diagram of the Digital Unanimous Vote Counter machine.
Power Supply Unit (PSU): this is the source of the electrical energy or power to the system. Its indispensability cam be appreciated from the faet that without it the system will not be able to perform any work. The unit provides 5 V direct voltages with a common ground to other unit of the system.

Processing Unit: it is the unit that deals with summation of all the voters both the support and against that is the Yes and No are store in binary before converting to display unit.

Display Unit: this constitutes the electronic components for converting the binary coded decimal to a digital display equivalent for presenting the ladder in a form comprehensible to human being.

### 2.1 POWER SUPPLY UNIT

Since electronic cirenit heing designed requires de voltages 15 V and -5 V with their common ground, the power supply unit converts the domestically supplied 220 V 240 V ac voltage into the required de voltages which are expected to be constant even though variations occur in the ac supply voltage.

To achieve the above de voltage, series of stages are involved in the power supply unit and they include

- Transformation stage.
- Rectification stage
- Filtering stage
- Regulations stage

The block diagram of the power supply shows the various stages involved and their output waveform are shown below in higure 2.1


Fig. 2.1: Block Schematic of the Power Supply Unit (with corresponding output waveform of each block)

### 2.1.1 Transformation stage

This stage involves transforming the domestic ac supply from level of 240 into a lower level of $15 \mathrm{~V}-0-15 \mathrm{~V}$. therefore a stepped down transformer center tapped is required to be used.

The output current of this transformer used from the manufacturer is $500 \mathrm{~m} \wedge$. The circuit diagram of the transformation stage is shown below in figure 2.2


Pitg. 2.2: circuit diagram of a rransformer

### 2.1.2 Rectification Stage

The essence of this stage is to rectify the stepped down $30 \mathrm{~V}-0-30 \mathrm{~V}$ ac voltage by converting it into a de voltage of approximately the same value by employing one or more diodes. The circuit connection that does this is known as rectifying circuit.

For the purpose of good oulput a fill bridge rectifier was used to curb away less ripples and produce twice as much output voltage of other rectification (half-wave, double wave). The internal circuit of the bridge rectifier is presented in figure 2.3.


Fig. 2.3: circuir diagram of a fill wave bridge rectifier

The full wave bridge has been chosen because

- It makes use of small transformer
- It has lower ripile factor compared to half-wave rectifier
- The peak inverse voltage (PIV) rating of cach diode is also less

As it can be scen from figure 2.3, the output of this stage is pulsating but needs to be smoothened, consequently leading to the next stage, filtering stage.

### 2.1.3 Filtering Stage

The output of the previous stage-rectification consist of two components

- adc component
- A number of ac components which form what is known as ripple.

The vitality of the fillering stage is to eliminate the ripple or at least reduce it to such a value that its influence becomes negligible in the circuit.

Various types of filters are bound but the choice of this project work is a shunt capacitor filter shown in figure 2.4 .


Fig. 2.4: circuit diagram showing a shumt capacitor $C$

## Filter I)esign

If a light load, $\mathrm{K}_{1}$ is connected across the capacitor the ripple voltage which occurs can be approximated by a triangular wave shown below in figure 2.5. The ripple voltage has a peak to peak value of $V_{(r p p)}$ and a time period of $T_{r}$ centered around the de level, where $T_{1}$ is the discharging time. Since the charging time is negligibly small compared to $T_{1}$, then $T$ approximately equal to $T_{r}$. $V_{r(p-n)}$ is the amount that which the capacitor voltage drop during discharging period, Tr. The charge $\Delta Q$ lost in this interval is;

$$
\Lambda Q=I_{d c} \cdot T_{r} ;
$$

Where. $I_{d e}$ is the current flowing through the load.
Therefore,

$$
\begin{aligned}
V_{r \mathrm{r} \cdot \mathrm{r}}=\frac{\Delta Q}{C}=\frac{\mathrm{I}_{\mathrm{dc}} \cdot T_{\mathrm{r}}}{\mathrm{C}} \\
\frac{\mathrm{I}_{\mathrm{dc}}}{\mathrm{~F}_{\mathrm{r} \cdot} \cdot \mathrm{C}}=\frac{V_{\mathrm{dc}}}{\mathrm{C} \cdot \mathrm{~F}_{\mathrm{r}} \cdot R_{\mathrm{t}}}
\end{aligned}
$$

Where, $F_{r}$ is the frequency of the ripple component.


Figg. 2.5: triangular approximation of the riphle component of the output of the rectifier.

The root means square value of the triangular ripple is

$$
\mathrm{V} \mathrm{mms}=\frac{V_{\mathrm{dc}}}{2 \sqrt{3} \mathrm{~F}_{\mathrm{r}} \mathrm{CR}}
$$

The ripple factor, $r$ is define as $r=\frac{V_{\text {r(ms) })}}{V_{d e}}=\frac{I_{d c}}{4 \sqrt{3 F C} V_{r} C}$
Sinice the ripple frequency $F$ is twice the supply frequency $F$ and $R_{L}=\frac{V_{i n}}{I_{d C}}$
For this design a ripple factor of $r=1.5 \%$ is desired for better performance.
$I m=500 \mathrm{~mA}$
$\mathrm{F}=50 \mathrm{~Hz}$
Vip $=30 \mathrm{~V}$

$$
\text { Then } \mathrm{C}=\frac{500 * 10^{-3} * 2}{4 \sqrt{3} * 0.015^{*} 50 * 30 * \pi}=2047 \mu \mathrm{~F}
$$

C is approximately $2100 \mu \mathrm{I}$
Consequently to the design above, in ligure 2.7 below shows the circuit diagram of the filter for 13.6 V and -13.6 V .

### 2.1.4 Regulator Stage

This stage ensures that the output of the power supply unit is constant voltage. One of the simpler and most common electronic ways of regulating is to make use of integrated circuit (IC) regulators which regulates the output of a de power supply. There are fix voltage regulator ICs that maintain a specified output voltage level in-spite of changes in the ac input voltage level and loading on the de output.

For the purpose of this design one of the voltage regulator called adjustable regulator was used to adjust the de voltage to the required output de voltage that is 5 V that was used for the transistor transistor logic (TTL) devices.

The output vollage was calculated below for an output de voltage of 5 V .

$$
\begin{aligned}
& V_{\text {sut }}=V_{\text {rcc }} \times R_{2} /\left(R_{1}+R_{2}\right) \\
& I_{\text {limil }}=V_{\mathrm{sc}} / R_{\mathrm{sc}}
\end{aligned}
$$

Where $V_{s c}$ is the silicon voltage $=0.7 \mathrm{~V}$

$$
\mathrm{R}_{3}=\mathrm{R}_{1} \mathrm{R}_{2} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)
$$



Fig. 2.6: Connection of regulator VA723
Values used are
$\mathrm{RI}=2.15 \mathrm{~K}$
$R 2=5.0 \mathrm{~K}$
Then $\mathrm{R} 3=2.2 \times 5 /(2.2+5)=10.1 / 7.2=1.53 \mathrm{~K}$
$R 3=1.5 \mathrm{~K}$
The approximations are used on standard resistors values.
$\mathrm{V}_{\mathrm{out}}=5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{wut}}=\mathrm{V} 1=5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{rcf}}=((\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2) \times \mathrm{V}_{\mathrm{out}}$
$=((2.215) / 5) \times 5$
$\mathrm{V}_{\mathrm{ref}}=7.2$
$\mathrm{I}_{\text {limit }}=\mathrm{V}_{\mathrm{sc}} / \mathrm{R}_{\mathrm{sc}}$
But $R_{s c}=V_{\text {sc }} / I_{\text {limit }}=0.7 / 5=0.14$

Hence,
$R-0.15 \Omega$
$\mathrm{P}=\mathrm{IV}=5 \times 5=25 \mathrm{~W}$
$\mathrm{R}_{\mathrm{sc}}=$ choke resistor $=0.15 \Omega$ by 25 W

### 2.2.0 PROCESSING UNIT

This is the unit that deals with how the voting are been added once the key pad has been switched for Yes or No by members of the committees. In carrying out the following steps or design were used

- Key pad
- Adders (i) 741.S83
(ii) $741 . S 283$
- Transistors


Hig. 2.6 Block Diagram of the processing unit
The figure above shows how the processing unit is been processed or the stages involved.

### 2.2.1 KEY PAD

The key pad used is push button types in which once the member push the button the signal will be send to the next stage of the processing unit, adders.

### 2.2.2 ADDERS

Very often in digital circuitry, the need arises for addition, subtraction, multiplication or division of two binary numbers. For all this arithmetic process the basic circuit employed is the binary adders since it can be modified with the additional logic circuit to perform other functions. It is divided into two
i. Half adders
ii. Full adders

Half Adders: This is the simplest form of binary adder. It accept two binary inputs on its input $\Lambda$ and 13 but it does not have a carry input and produces two binary digit on its oulput, a sum bit and carry hit.


Fig. 2.7 logic symbol for half adder
Full Adders: This is a combination circuit which adds two input bits A and B together with a possible carrying input bit $\mathrm{C}_{0}$ from the previous stage to generate a sum output and an output carry.


Fig. 2.7.1 logic symbol for a full adder

For the purpose of this project, the IC internal addition makes use of a full adder. The addition of each bits of $\Lambda_{x}$ and $B_{x}$ are added lirst, generating a sum bits $S_{x}$ and a carry bits $\mathrm{C}_{\text {in }}$ is then added to it before generating the carry out bit $\mathrm{C}_{\text {out }}$.
$\Lambda$ true table of its operation gencration is shown in table 2.0

| INPUTS | OUTPUTS <br> $A$ <br> 0 | B |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\Sigma$ | $C_{\text {out }}$ |
| 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 |  |

Tahle 2.0. A True tahle for a full adder.
Where; $\Lambda$ and $B$ input variables
$C_{\text {in }}$-input carry
$\mathrm{C}_{\text {out }}$ - oulput carry
$\Sigma$-Sum
From the true table the sum of the inputs $\Lambda$ and $B$ is an exclusive $O R$ i.e. $\Lambda \oplus B$. Also for the input carry $\mathrm{C}_{\text {in }}$ to be added to input to generate the sum output of the full added it must also be exclusive ( Re ed with the $\Lambda \oplus B . \Sigma=(\Lambda \oplus B) \oplus C_{\text {in }}$.

For generating output carry to be 1 , then both input to the first exclusive OR gate are is or when both inputs to the second exclusive OR gate are 1 s . Therefore the output carry is produce by the input $\wedge \wedge N D e d$ with $B$ and $A \oplus B \wedge N D e d$ with Cin.

These two terms are ORed
Coul NB ( $(\wedge$ (DB) ('in


### 2.2.2.1 74LS83 AND 74LS283

Adders that are available in integrated form are parallel binary adder, but for the purpose of this project a 4 bits parallel binary adders of 741.S83 and 74LS283 which of the Transistor Transistor Iogic Camily (TTI).

74LS83


The input pin for the $\Lambda$ input $\Lambda_{1}-\Lambda_{4}$ are numbered pin ( $10,8,3,1$, with pinl as the most significam bit, for the 13 input $B_{1}-B_{4}$ are number pin ( $11,7,4,16$ ) with pinl 6 as the most significamt bit, pinl3 is the carry in bit. For the sum out of $\sum_{1}-\sum_{4}$ it is number pin ( 9 , $6,2,15$ ) and the carryout bit is pin 14 . Then pin 5 and pin 12 serve as the input voltage $V_{c c}$ and ground respectively.

In these project, the most significant bit $\mathrm{A}_{4}$ (pin 1), $\mathrm{B}_{4}$ (pin 16) and input carry $\mathrm{C}_{\text {in }}$ (pin 13) were used for the addition and other inputs bits not used were grounded. The sum bit E4 was also used as the sum output bit and the carry output $\mathrm{C}_{4}$ (pin 14) were used.

For the addition expansion in these project, pin $\Lambda_{1}-\Lambda_{3}$ and $B_{1}-B_{3}$ were grounded because of the ripple effect, that is the $741 . S 83$ cannot produce a potential output until an input carry is applied, then the carry input must he rippled in before the final sum is produce, though the A4 and 134 must be added before the carry input is added. The delay time for the sum to sum is 16 ns and sum into carry is 11 ns.

In order to avoid impulse signal to the input not used as input voting a $1 \mathrm{~K} \Omega$ resistor was connected to the input $\mathrm{A} 4, \mathrm{B4}$, and $\mathrm{C4}$, so that anytime one of the input not is off impulse signal will not be allowed into the IC.


Fig. 2.7.4. Logic symbol for 74LS83 used.

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $C_{\text {in }}$ | 134 | $\wedge 4$ | $\Sigma$ | $\mathrm{C}_{\text {cut }}$ |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | i | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Tahle 2.1 A truth table for 74L.S83

## $741 \times 283$

This is also I'll, with an eleven inputs pins five output pins. The logical symbol is shown below in figure 2.7.5.


The IC 74LS283 is functionally identical to that of 741 s 83 but different pin compatibility that is the pin number for the inputs and oulput are different due to different in power and ground connections.

The inputs pin for $\wedge$ input $\wedge 1-\wedge 4$ are number pin $(5,13,14,12)$ with pin 12 as the most significant ligure(MSB) and pin 5 as least signilicant ligure ( LSB ), for B input BI - B 4 are number pin $(6,2,15,11)$ with pin 6 as least significant figure and pin 11 as the most significant figure. for the sum out bits $\sum_{1}-\sum_{4}$ are numbered pin (4,1,13,10) and carry in bit is pin 7 with carry out bit as pin 9 while pin 16 and pin 8 serve as input voltage $\mathrm{V}_{\mathrm{cc}}$ and ground respectively.

In this project, 74LS283 was used for addition expansion of the voters of each section of Yes and No part, one 741,S283 was used for further expansion of two 741.S83 and another 741S283 is used for the addition expansion of two 74L, 283 before sending the impulse signal to the display unit.

For the first 741,S283 bit $11, \Lambda 2$ and B1, 32 were the used inputs bits from two 74LS83 and the other inputs including $C_{\text {in }}$ were grounded, then the sum out E1-E4 were used as input as input for another 74LS283 as inputsA1-A4 while another set of 74LS283producing another sum E1-E4 from two 74LS83 which is then use as an inputB1-B4 for 74LS283. Then the addition is sent to the display unit.

The addition expansion in 74L.S283 eliminates the ripple effects in74LS83 by the use of a look-ahead carry adder produced internally. This is done by producing either carry generation or carry propagation. The carry propagation occurs when an output carry is produce internally, for these to occur the inputs must be Is that is Iligh, it is expressed as a AND gate $\mathrm{Cg}=\mathrm{AB}$. But for the carry propagation, it occurs when the input carry is rippled to become the output.

The inputs carry may be on when either or both inputs bits are Is. It is expressed as an OR function that is $\mathbf{C} \mathbf{p} \wedge^{\prime} 1 \mathrm{~B}$.

The 74LS283 make the voting result faster because carry inputs and carry output are computed simultaneously. Figure 2.7 .5 show the internal structure of how these is achieved. Also the table of 2.2 shows the truth table of four bit parallel adder of 741.S283.


Fïg. 2.7.6 Internal struchure illustrating a carry look-ahead of 74LS283

$$
\begin{aligned}
& \mathrm{Gi}=\mathrm{XiYi} \\
& \mathrm{Zi}-\mathrm{Xi} \oplus \mathrm{Yi}(1) \\
& \mathrm{Pi}=\mathrm{Xi} \oplus \mathrm{Yi} \\
& \mathrm{Ci}
\end{aligned}
$$

## Where (ij =propagation generation

$\mathrm{P}_{\mathbf{i}}=$ propagation carry
Xi and $\mathrm{Yi}=$ input variables
$\mathrm{Ci}=$ carry output

| $/ \mathrm{N}$ | INPUTS |  |  |  | OUTPU |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | When ( | $\mathrm{Ca}_{2}-$ |  | When | $\mathrm{C}_{2}=1$ |  |
|  | $\wedge 1, \wedge 3$ | 131.133 | $\wedge 2, \wedge 4$ | 132, 134 | E1, 23 | $\left[\begin{array}{l}\Sigma 2, \\ \Sigma 4\end{array}\right.$ | C2, C4 | $\sum 1, \sum 3$ | 22, $\Sigma 4$ | C2, C4 |
| 1 | 0 | () | $1)$ | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| , | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| , | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| , | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 4 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 : |
| + | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| + | 0 | 0 | $1)$ | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| \% | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 11 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 12 | 0 | 0. | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 13 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |



Figg 2.7.7 Block diagram of internal circuiry of 74LS283

### 2.3.0 DISPLAY UNIT

This unit is the most interesting part of the system because it enhances the readability of the voters as well as offering a room for accuracy of the number of voters. It composes of the binary code decimal to Seven Segment Led Display, Decoder, Transistor and the Seven Segment display unit.

### 2.3.1 BCD TO SEVEN SEGMENT DECODER

This is a decoder with four input and seven output lines and is formed from a 'combinational logic circuit. It is normally used to convert the BCD output of a decade counter into a coded output that is suitable to operate the segments of a seven segment LIED display.
$\wedge 7447 \wedge$ (THL) BCD to seven segment decoder was used in this project. A logic symbol of a 7447 is shown below, which is powered with a 5 V at the $\mathrm{V}_{\mathrm{cc}}$.


Fig 2.8 A logic symbol of 7447 (TTLL)
The BCD number to be decoded is applied to the input labelled D, C, B and A. when activated with a L.OW the lamp-test (LT) input activates all output (a to $\mathbf{g}$ ). When activated with a LOW, the blanking input (BI) makes all output HIGH, turning all the attached display OFF, when activated with a LOW, the ripple-blanking input (RBI) blanks the display only if it contains a 0 , when the R131 input becomes active, the BI/RBO pin temporarily becomes the ripple-blanking output (RBO) ) and drops to a IOW.

The seven outputs on the 7447 IC are all active IOW outputs that is the output are normally IIICH and drop to a IOW when activated.

A truth table and the connection of the 7447 to a Seven Segment LED Display is shown helow

| D) ecimal number | INPUTS |  |  |  |  |  | 131/R130 | OUTPUTS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IT | R13] | I) | C | 13 | $\wedge$ |  | a | b | c | d | e | f | g |
| 0 | 11 | 11 | I. | 1. | 1. | 1. | 11 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 11 | X | 1. | 1. | 1. | 11 | 11 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 2 | 11 | X | 1. | 1. | 11 | I. | 11 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 3 | II | X | L | I. | 11 | H | H | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 4 | 11 | X | L | II | 1. | L | H | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 5 | 11 | X | L | 11 | L | 11 | H | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 6 | 11 | X | 1. | II | H | I. | H | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 7 | 11 | X | 1. | 11 | 11 | 11 | 11 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 8 | 11 | X | 11 | 1. | 1. | 1. | 11 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 9 | 11 | X | 11 | 1. | 1. | 11 | 11 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |

II-Iligh Ievel I I Low Level X-Don't Care IT-Lamp Test
B1-Blanking Input R13I-Ripple Blanking input
Tahle 2.3 Truth tahle for BCD 7447


Fig. 2.81 Wiri\#g $7+47$ decoder and seven segment LED display.

### 2.3.2 SEVEN SEGMENT IISPLAY

Seven segment displays are used to convert four bit BCD ) number into a visible readout. The seven segment display may be of LDED (Light Eimitting Diode) type or LCD (Liquid Crystal Display). But for the purpose of this project LED) type was used because of its brightness, low-cost reliability and compatibility with low voltages integrated circuitry.
$\Lambda$ typical IED) seven segment display is shown in figure 2.8.1 cach segment is a LED that emits light when current flows through it. There are of two type of arrangement.
(i) Common cathode
(ii) Common anode

Figure 2.8 .1 is in common anode arrangement as used in this project. In which the positive side of the power supply is comected to the anode of each segment and a low voltage from the 7447 to the cathode lights the segment.

In controlling the display, a seven bit code was generated to indicate which segment should be ON or OFF as shown in table 2.3 where 0 corresponds to $O N$ and 1 corresponds to OFF. The seven segments was configured to form the decimal character 0-9.

The segment patterns are used to display the various digits as shown in figure 2.8.2.

Cathode input.

ligg. 2.9 7-Segment arrangement

rïg 2.9.1 Active segments for each digit

| DISPLAY | INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D | C | 13 | $\wedge$ | a | b | c | d | e | f | g |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| $3 \%$ | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 4 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 6 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 7 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Toble 2.3 Truth twhle for seven segment LEI) decoder

### 2.3.2 TRANSISTORS

A transistor NPN with a common emitter, where the voltage is applied between the base and the emitter and the output is taken from the collector and the emitter. Te current flows out from resistor Re. the voltage between the base and the emitter VBE is 0.7 and the voltage applied to the base is 2 V . the current required by each segment of the seven segment LED is 10 mA .


F̈̈g. 2.10.1 Transistor

$$
\begin{aligned}
& \mathrm{I}_{1}=10 \mathrm{~mA} \\
& \mathrm{~V}_{B E}=0.7 \mathrm{~V} \\
& \mathrm{~V}_{B B}=2 \mathrm{~V} \\
& \mathrm{I}_{1}=\frac{V_{B B}-V_{B E}}{R_{B}} \\
& \mathrm{R}_{1}:=\frac{V_{B B}-V_{B B}}{\mathrm{I}_{1}} \\
& =(2-0.7) / 10 \times 10^{-3} \\
& =130 \mathrm{~S} 2
\end{aligned}
$$

## CHAPTER TIIREE

### 3.0. DESIGN AND CONSTRIICTION

This chapter deals with the construction and testing of the Digital Unanimous Vote Counter Machine which was previously analyzed and designed in the last chapter. The testing of the project was done first on a project board while the construction took place on a Vero board.

### 3.1.CONSTRUCTION PROCEDURE

Following the design, whose circuit diagram is shown in $\Lambda$ ppendix $\Lambda$, its construction took place by starting with the power unit first followed by the construction of the processing unit and lastly the display unit.

### 3.1.1. Power Supply Unit

The transformer, rectifier IC, regulators. filtering capacitor, light indicators (LEDS) with respective current limiting resistors were inserted into appropriate holes on the project board. $\Lambda$ digital voltmeter was connected across each of the output terminals and ground to measure the output voltages.

Furthermore, was connection of the primary terminals of the step down transformer of the main ac supply. Following the powering of the circuit, the voltage readings indicated by the voltmeter were recorded down.

Having compared the above values with the standard one, each of the elements or components of the power circuit was then appropriately soldered to the Vero board.
nation of the Yes and No peat were
3.1.2. Processing Unit.

283 as inserted alory side the 74LS283.

Afterwards, the unit was powered from the powet suppy unit, after the unit was properly tested each of its constituents was inserted in 16 pin socket that was alrivdy soldered on the Vero board.

### 3.1.3. Display Unit.

The 7447 decoder and seven-segment fay as well as the supporting components of resistors and transistor were py iserted and arrange of the bead board. Power was then supplicd to the unit y am subsequently tested.
After the performance of the circuit was actory, the 7447 was inserted into an IC socket that was soldered on the Vero also the sevensegment display was also inserted onto another IC socket. Eac/ xternal components, resistor and trangistor was afterwards soldered to the samy

### 3.1.4. Soldering Process.

 Iron to one side of one ofs enough to a soldering lead was applied to the other side of the lee melted soldeftlead melts the leg of

### 3.1.5. Precautions

The construction would not have been effective and neat or the system could have been rendered manufuntioning if certain precaution were no taken during the construction process

Some of these precautions are presented thus

- Care was taken to ensure that the heat supplied was not too much for the component to withstand as too much heat could damage the component.
- An IC socket was solder onto to Vero board with the main IC inserted into it rather soldering the component directly unto the board. This habit ensures that the IC pins are not damaged during the soldering and Gacilitates their replacemem or removal in case of damages.
- It was ensure that no power was supplied to a circuit while the reading were been taken in other to reduce the power consumption.
- Proper care was taken to ensure that the correct polarities of polarized component, such as electrolytic capacitor were soldered together.
- All components were properly soldered to the Vero board to avoid shorting of component legs, shunting and opening of circuit.


### 1.2. TESTING;

Lach of the consisting mits of devices been constructed was first tested on a roject board before then finally soldered to the main Vero boards.

In testing the output nlvoltages of various units of the devices digital millimeter inected in parallel across the output terminals was employed.

ang of different number of voters shown ale in The results obtained during lesting of different number of table 3.0.

This chapter is the concluding chapter of this a the project design and construction.
4.1. MAINTENANCE

Maintenance is of the mos vole machine should be main for this fact. the Digital Unanimous vole mach Engineer. The machine comprises of mainly Integrated (irctik(

- will a dust proof 10 avoid being Also allee use, the machine should be cover will a dust proof to avoid tag dusty. in a meeting due to its erratic way. The design and construction of Digital Unanimous vote counter has help to solving these crratieroblems of voting in the meetings.

With these design. the voting exercf in the meeting has been taken to meets the challenges of the 21 st century.

### 4.3. RECOMMENIDATION

My desire has an lilectrical and Computer lingineer is to fully automate the vote machine activities in varions meeting were decisions are taken, debated upon thus facilitating the ease of vote comuting.

For fiture improvement. I would recommend the following

- The use of password should incorporate in the machine.
- A gang switch should be use in places of the two way switch
- In addition the device could be interface with a computer for better display.
- Nlso for future design a battery may incorporated along the power supply.
- In place of the 74L. $\$ 83$ and 74LS283 an aritlmetic logic unit could be used.

