# DESIGN AND CONSTRUCTION OF A 4-WAY TRAFFIC LIGHTS CONTROL SYSTEM 

BY<br>ONWUANAKU B.E<br>98/7184EF

DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING

SCHOOL OF ENGINEERING AND ENGINEERING TECHNOLOGY

FEDERAL UNIVERSITY OF TECHNOLOGY,MINNA, NIGERIA.

# DESIGN AND CONSTRUCTION OF A 4-WAY 

## TRAFFIC LIGHTS CONTROL SYSTEM

## BY

## ONWUANAKU B.E

## 98/7184EE

## DEPARTMENT OF ELECTRICAI, AND COMPUTER ENGINEERING SCHOOI, OF ENGINEERING ANI) ENGINEERING TECHNOLOGY FEIDERAI. UNIVITRSITY OH'IRCHNOIG(iY, MINNA.

A thesis submitted in partial fulfillment of the requirements for the award of Bachelor of Engineering (B.Eng.) degree in the Department of Electrical and Computer Engineering, School of Engineering and Engineering Technology,

Federal University of Technology, Minna. NOVEMBER, 2004.

## DECLARATION

1 Onwuanaku Boniface Emenike declare that this project is my concept and was designed, constructed and tested under the supervision of Engr. P. O. $\Lambda$ ttah, Dept. of Electrical/Computer Engineering.

## CERTIFICATION

I hereby certify that this project was carried out by Mr. Onwuanaku Boniface Emenike of the Department of Electrical/Computer Engineering, School of Engineering and Engineering Technology, F~deral University of Technology, Minna. $9_{\text {Dh te }}^{\text {th }} \mathbf{D e c}, 2004$
(Supervisor)

## DEDICATION

This project is dedicated to my beloved and sweet mother Mrs. Theresa Onwuanaku who has always wanted me to have the best in life.

## ACKNOWLEDGEMENT

I thank God Almighty for the gift of life and for sustenance throughout my study in the University.

I thank my supervisor, Engr. P. O. Attah for all his contributions and efforts towards the success of this project. I also thank my HOD, Engr. M. D. Abdullahi and every lecturer in Electrical/Computer Engineering Department for all your efforts to see that I am at this level today.

My profound gratitude goes to my mother, Mrs. Theresa Onwuanaku, my brothers and sisters; Rev (Dr.) Ben Onwuanaku, Pastor Godwin Onwuanaku, fastor Ambrose Onwuanaku, Mrs. Cecilia Ike, Mrs. Christiana Ndidi, Mrs. Beatrice Mmetu and their spouses for their moral and financial support. also thank every member of NIFIS both at the local and national levels for bringing out the potentials in me, and my special thanks goes to the $A D$, Jncle Kehinde Ojo and family for all the encouragement and support you bave to me.

My sincere gratitude also goes to Rev. (Dr.) T. A. Adeeko and family for pelieving in me and for all your encouragement and care. I cease this time Hiso to thank my pastor, Bishop S. J. Wakili and the entire membership of Dominion Chapel Int'l Churches for your prayers and love.
thank all my friends of which time and space will fail me to mention your hames one after the other, but to Edet, Akin, Frederick, Akanimo, Ronke, Beatrice, Joke, Bimpe, Kpam, Fatboy, Mike, Darlington, Sinco and Grace I say thank you so much for the funs we shared.

To Barr. Enebong Bassey I feel "thank you" is just inadequate to appreciate you enough for all you been to me all along, you are in indeed a darling.


#### Abstract

The traffic lights control system is built around the TTL (TransistorTransistor Logic) family-74LS145 IC (1-out-of 10 decimal decoder/driver). The circuit is designed such as to drive relay contacts, which then switches on the lamps according to the logic combinations. The circuit is pulsed by an LM555 astsble oscillator, the rate at which the lamps switches ON and OFF is determined by the value of the variable resistor, $\mathrm{R}_{\mathrm{b}}$. The output of the oscillator triggers the $74 \mathrm{~S} \mathbf{\$ 9 0}$ (decade counter), which produces a ten stepbinary coded decimal outputs that subsequently drives the 74L S 145 IC. The butput of the 741 S 145 IC energizes the relays thes switching ON the lamps.


## TABIE OF CONTENT

Page
Front page ..... i
Title page ..... ii
Declaration ..... iii
Certification ..... iv
I) edication ..... v
Acknowledgemen! ..... vi
Inbsaracl ..... vii
Table of Coment ..... Viii
hapter one ..... 1
l. Introduction .....  1
. 2 'Types of'Traflic (onlrol System ..... 1
2.1 Sequential I ogic Traffic Control System ..... 2
2.2 Programmed Traffic Control System ..... 2
. 3 Electronic Traffic Control System ..... 2
. 4 The Traffic Control Colour Code ..... 4
.5 Types of Electronic Traffic Control System Base on their Mode ofOperations6
5.1 Pre-timed Traffic Signal Control System ..... 6
.5.2 Vehicle-actuated Signal Control System ..... 7
hapter Two ..... 9
.0 Theory of System components ..... 9
1 Introduction ..... 9
1.2 Integrated Circuits ..... 9
2.1 Types of Integrated Circuits. ..... 10
2.2.2 Advantages of Integrated Circuits ..... 10
2.3 Disadvantages of Integrated Circuits ..... 11
2.2.4 Bipolar and Unipolar Integrated Circuits ..... 11
2.3 Transformers. ..... 11
2.3.1 Transformer Construction ..... 12
3.3.2 Choosing and Specifying Transformers ..... 12
. 4 Diodes ..... 14
2.4.1 Diode Application ..... 14
3.4.2 Rectification. ..... 14
2.4.2.1 Types of Rectification. ..... 14
19.4.2.2 Full wave Rectification ..... 15
3.4.3 Peak Inverse Voltage ..... 16
3.5 Integrated Circuit Voltage Requlator ..... 17
2.6 Timing circuit ..... 18
2.6.1 The 555 Timer ..... 18
6.2 Conliguration of a 555 Timer ..... 18
6.3 Astable Mullivihrator ..... 19
6.3.1 Astable Configuration of 5.55 Timer ..... 19
1.6.3.2Formula ..... 20)
.6.4 Duty ('ycte ..... 21
. 7 Counters ..... 21
7.1 Types of Counters. ..... 22
7.7.2 Examples of Counters ..... 22
4.7.3 IC Decade Counters ..... 23
2. 8 Decoders. ..... 24
R. 9 Capacitors ..... 25
2. 10 Relays. ..... 25
Chapter Three ..... 27
3. 0 Design and Construction. ..... 27
B. 1 Introduction ..... 27
3.2 Design Specification ..... 27
3. 3 Power Supply ..... 28
3.3.1 Components and Values ..... 28
3.4 The Pulse Generator. ..... 29
3.4.1 Components and Values ..... 30
3.5 IC Counters and Decoder/Driver ..... 30
3.5.1 The 74LS90 IC ..... 30
8.5.2 The 74LS145 IC ..... 30
3.5.3 Components and Values
B. 6 Output Stage ..... 36
3.6.1 Components and Values ..... 36
3.7 Construction ..... 37
3.7.1 Coupling and Testing ..... 37
8. 8 Results and Analysis ..... 37
3. 9 Summary of Operation ..... 38
'hapter Four ..... 40
() Conclusion and Recommendation. ..... 40)
1 Conclusion ..... 40
2 Recommendation ..... 40
3 Problems Encountered ..... 40
eference ..... 41
ppendix ..... 42

## CHAPTER ONE

### 1.1 INTRODUCTION

Transportation as a problem has been greatly alleviated in the last century by the advent of Motor vehicles. The alleviation of transportation by Motor vehicles has been accepted by all. Since many operations and many processes rely on a very smooth and steady transportation system. llowever, as advanages as it is, Motor vehicles and other means of mobility brought about the problem of tralli, congestion and this in turn prompts the need for rigid traflie control.

The congestion of our ronds is so serious that the problem calls for rigid road tallie regulations in order to bring order and hence salety. on our roads. These traflic control systems are made up of signs, signals and marking placed on or adjacent to a street, highway or intersection as the case may be, by authority of a public body, for example, local government authority, which is within their jurisdiction to regulate, warn or guide traffic. The purpose of this control mechanism is to greatly reduce the delay on our roads on traffic users. The control mechanism facilitates safety on the roads and smooth driving.

### 1.2 TYPES OF TRAFFIC CONTROL SYSTEM

The very first and the simplest type of traffic control system is the use of humans known as traffic warders. This form is the commonest but with
so many disadvantages among which is the exposure of the warder to great danger. Other types of traffic control system are those that are controlled electrically. These are categorised basically into two main groups- sequential and programmed traffic control systems.

### 1.2.1 Sequential Logic Traffic Control System

These are the type of traffic control systems that are designed based on simple theory of combinational logic, decoders, multiplexers and counters of which this project work has adopted.

### 1.2.2 Programmed Traffic Control System

In this type, the control system is based on inbuilt program on the microprocessor which enables it to emulate a traffic warder.

The above form of electrically controlled systems can be combined to have what is called programmable sequential traffic control system. The control system has a sequential drive circuit and also has programs in electrically programmable-read-only-memory (EPROM)

It is very important to note here that before the advent of the above mentioned electrically controlled traffic system, semaphores had been in use which are operated manually. Semaphores are automatic fixed cycles of signals giving alternate stop and go periods of predetermined length.

### 1.3 ELECTRONIC TRAFFIC CONTROL SYSTEM

The project work is an electrical mechanism which controls the operations of the traffic light signals. This includes the equipment
operating mechanism that drives the lights in the signal heads. The signal head is made up of three light bulbs arranged vertically above one another with the red on top, amber in the middle and green at the bottom. It is important that the following requirements are met by any traffic controlling device:
i. It should provide for orderly flow of traffic and also increase the traflic handling capacity of most road intersections.
ii. It should be capable of reducing certain lypes of accidents such as right-minged collisions.
iii. It should provide for adequate flow of vehicle traffic at a moderate speed along a roadway when co-ordinated with one another.
iv. It should provide for safe crossing of heavy traffic.

In order to ensure that the above mentioned requirements are met, some basic considerations should be employed which include:
i. Design: The design of traffic control signals should be such that features like size, shape, colour etc are combined in a way that the attention of the road users will be drawn to it.
ii. Placement: The placement of traffic control systems should be such that it will command the attention of road users. Also, the device should be located so as to give adequate time for a driver to make proper response if he/she is driving at a normal speed.
iii. Maintenance: The device used as traffic control should be maintained properly as this will make it look official and enforcing, thus commanding compliance from its users.
iv. Uniformity: It is expected that a traffic control system signals should have the same meaning as illustrated in the next section.

### 1.4 THE TRAFFIC CONTROL COIOUR CODE

The conventional colour code employed in traflic controlling are red, amber and green. The red light indicates stop, hence, it prohibits entry into any intersection. The amber (yellow) light gives an indication that there will soon be a phase change. The vehicles on queue must be on the alert to go while the approaching vehicles on the other crossing must slow to stop when the amber (yellow) light is on. The green light indicates go, it permits safe entry through the intersection.

However, it is expected of every driver to regard the safety of other persons within the intersection regardless of signal indications before crossing the junction. The four possible combinations for each unit of these colours is shown in table 1.1

Table 1.1 Traffic Combinations.

| Colour combination |  | Indications |
| :--- | :---: | :---: |
| Red | 0 | Stop |
| Amber | 0 |  |
| Green | 0 |  |
| Red | Get ready to move |  |
| Amber | 0 |  |
| Green | 0 | Go, if road is free |
| Red |  |  |
| Amber | 0 | Stop at stop line |
| Green | 0 |  |
| Red |  |  |
| Amber |  |  |
| Green |  |  |

The optical unit of a signal consists of a lens, a reflector, lamp and lamp socket. The lens is that part of the unit which redirects light from the lamp to the desired area. The reflectors of the signal lights would be lighted by $40-60 \mathrm{~W}$ atts incandescent lamps that are coloured, with diameter between 6-8inches.

The type of mounting for signal heads suggested is along the roadway side or in the middle of the intersection with about $8-15$ feet high posts.

When the view of these signal heads is not physically obstructed, it should be clearly visible to drivers at distances up to 1000 feet under normal atmospheric conditions. Each signal head should be so adjusted that its beams will be at maximum effectiveness to the approaching traffic.

### 1.5 TYPES OF EI,FCTRONIC: TRAFFIC CONTROI, SYSTEMS BASE ON TIIEIR MODE OF OPRERATIONS

There are two main groups of roadway traflic signal based on their modes of operation. These include:
i. Pre-timed traffic control systems
ii. Vehicle-actuated traffic control systems.

### 1.5.1 Pre-timed Traffic Signal Control System

A pre-timed signal control is a traffic control signal which directs traffic to stop and permits it to proceed in accordance with a single predetermined time schedule or series of such schedule. Its operation consists of a consistent regularly repeated sequence of signal indication given to the traffic. This type of signal is most efficient at intersections where traffic patterns are relatively stable over a long period of time. The total cycle length required for a complete sequence indication as specified in traffic manual is such that it may be adjusted from 30 seconds to a maximum of 120 seconds. With the use of attached auxiliary devices or remotely located supervisory equipment, the operation of pre-timed
control can be changed within certain limits to meet requirements of traffic more precisely.

### 1.5.2 Vehicle-actuated Signal Control System

The operation of the vehicle-actuated signal control systems varies in necordance wilh the demands of traflic as registered by the actuation vehicle or pedestrinn detectors. In this case, a detector pad is placed in the carriage way at some distance back from each stop line and every vehicke appronching the section registers its approach by actuating the appropriate detector. Thus, trallic sighats are antomatically adjusted to meet the needs of the tralfic signals are automatically adjusted to meet the needs of the traffic and this may vary from time to time throughout the day depending on the volume of traffic. It is important to note that many operating variations are possible with vehicle-actuated control. Fach of this traffic signal control has its advantages over the other. Among these advantages include:

## ADVANTAGE OF PRE-TIMED CONTROL

- Consistent starting time and duration of intervals of the pre-timed control facilitates co-ordination with adjacent traffic and provides more precise co-ordination than vehicle-actuated control.
- Pre-timed control may be more acceptable in areas with large and fairly consistent pedestrian than actuated control, and also where confusion may arise as to the operation of pedestrian push-buttons.
- The installed cost of pre-time equipment is less than that of vehicle-actuated equipment and it is also simpler and more easily maintained.


## ADVANTAGES OF VEHICLE-ACTUATED CONTROL

Vehicle-actuated control may provide maximum efliciency at intersections where fluctuations in trallie cannot be anticipated and programmed for wilh pre-timed control.

- Vehicle-actuated control may provide maximum efficiency at complex intersections where one or more movements are subjected to variations.
- Vehicle-actuated control is preferred to pre-timed control in intersections where traffic control is needed for only brief periods during the day.


## CHAPTER TWO

### 2.0 THEORY OF SYSTEM COMPONENTS

### 2.1 INTRODUCTION

The basic electronic components which consist of resistors, capacitors, diodes, relays, and integrated cirenits (IC) were used in the design of this project work. In figure 2.1 shown below, the block diagram representing the traffic light control systems is clearly shown. The whole operation of this system is based on the sequential operation of a 4 bit decade counter and a $B(1)$ of 10 decoder/driver unit. The sequence of light changes were obtained by decoding the outputs of the IC, 1 of 10 BCD decoder/driver unit which were then used to switch relays connected incandescent lamps fed from the domestic power supply.


Fig 2.1 Traffic Lights Control System Block Diagr..m.

### 2.2 INTEGRATED CIRCUITS.

Integrated circuits are complete electronic circuits in which both the active and passive components are fabricated on an externally tiny single
silicon clip. These consist of large number of components working dependently to give fast and accurate response depending on what is meant to do.

### 2.2.1 Types of Integrated Circuits

Integrated circuits can be classified based on their functions as well as how they are constructed. Based on construction we have :
i. Monolithic integrated circuits
ii. Whick lilm integtated circuits
iii. Hybrid integrated circuits.

Based on their functions we have :
i. Linear integrated circuits
ii. Digital integrated circuits

The linear integrated circuits contain several amplifier circuits for either audio or radio frequency (RF) signals while digital integrated circuits contain an array of pulse switching circuits which are used in performing logic functions.

### 2.2.2 Advantages of Integrated Circuits

i. An IC is extremely small in size physically.
ii. It has a very small weight which makes it very important in military and space applications
iii. They are considerably cheap due to reduction in size and weight
iv. Integrated circuits consume very low power.
v. They are suitable for small signal operation.

### 2.2.3 Disadvantages of Integrated Circuits

i. They can only withstand very limited amount of power.
ii. Coils and inductors cannot be fabricated into ${ }^{\circ} \mathrm{C}$ form
iii. They are very delicate and cannot withstand rough handling and excessive heat.

### 2.2.4 Bipolar and Unipolar Integrated Circuits

Bipolar IC's are those made using bipolar junction transistors, BJJT', example of this is the transistor transistor logic (I"IL) ICs.

Unipolar ICs are those made using field effect transistors (FET and MOSFET), example of this is the complementary metal oxide semi conductor (CMOS) ICs.

### 2.3 TRANSFORMERS

A transformer is an electrical apparatus which consists of two or more electrical circuits (primary and secondary windings). These circuits are interlinked by a common magnetic field for the purpose of transferring energy between the windings. The windings are wound on a magnetic core, which ensures that there is high magnetic flux linkage between the windings. The alternating voltage across a winding is due to induction from the altering voltage of the other windings. The induced voltage is a function of the number of turns of the windings. Turns is the number of times the wire (coil) is wound around the core.

When the number of turns on the secondary winding is more than that of the primary, then we have a step-up transformer while when it is viceversa, it is step-down transformer. The voltage, number of turns and the current are related as shown below in equation 2.1

Where $\mathrm{Vp}, \mathrm{Np}$ and Ip are the primary voltage, number of laris, and current in the primary winding of the transformer respectively, while Vs, Ns and Is are the voltage, number of turns, and the current in the secondary winding of the transformer respectively.

### 2.3.1 Transformer Construction

There are basically two types of transformers by construction. These are:

## i. Core type

ii. Shell type

In the construction of the shell type, the winding coil is shielded by the core, while in the core type, the core is shielded by the coil winding.

### 2.3.2 Choosing and Specifying Transformers

Transformers are specified according to their power, voltage and current ratings of the secondary windings and the regulation.

Power rating is the product of voltage and current of the secondary winding which once the voltage and current ratings have been known is neglected.

Transformer regulation specifies the degree to which the secondary voltage varies with the load. It is very necessary to consider this when working out the maximum voltage rating of the smoothing capacitor.

Once the required voltage is known, it is necessary to choose a transformer which gives the output at the required current rating.

The minimum volage of a transformer is given by:

$$
V_{\text {IXMIN }}-V_{\text {TX }} 11 \text { | Regix }\left(1-1 / I_{1 X}\right) \quad R_{\text {mains }} \mid-\cdots-----2.2
$$ 100

The maximum voltage of a transformer is given by
$V_{T X M A X}=V_{T X}\left[1+\operatorname{Reg}_{T X}\left(1-1 / I_{T X}\right)+R_{\text {mains }}\right]----2.3$.
100
where,
$\mathrm{V}_{\mathrm{TX}}=$ stated transformer voltage
$I_{T X}=$ stated transformer current
$l=$ current drawn from the transformer
$\operatorname{Reg}_{T x}=$ Stated transformer regulation factor $=13 \%$
$\operatorname{Reg}_{\text {Mains }}=$ state mains regulation factor $=6 \%$
It is important to note here that transformer minimum voltage evaluated at full load is used for selection of transformer, while the transformer maximum voltage evaluated at zero load is used to calculate the smoothing capacitor working voltage and the maximum voltage evaluated at full load is used to determine regulator power dissipation.

### 2.4 DIODES

These are semi-conductor devices that allow the flow of current in one direction. Semiconductor diodes act on the basis of PN junction. It is constructed by combining a P-type and N-type semiconductor materials. Since diodes can pass current only in one direction within a specilied limit, they are mostly used as switches. When a diode is reversed biased, it conducts a very low current until it researches a certain vollage called the breakdown voltage, at this, large current flows at constant voltage. $\Lambda$ diode constructed to act in this form is called a Zener diode.

### 2.4.1 Diode Application

Diodes are, used in the following circuits;
i. Rectifying circuit
ii. Chipping circuit
iii. Clamper circuit
iv. Voltage doubler
v. Over voltage and over current regulation

### 2.4.2 Rectification

This is a process of converting AC voltage or current to a DC voltage or current.

### 2.4.2.1 Types of Rectification

i. Half wave rectification
ii. Full wave rectification;
a) Center tap rectifier.
b) Bridge rectifier

### 2.4.2 2 Full wave Rectification



Fig 2.1 Full-wave Rectification Circuit with Resistive Load and Capacitive Filler.
$V_{i}=V_{p} \operatorname{Sin} w t$
$I_{i}=I_{p} \sin w t$

$$
\begin{aligned}
& I_{\mathrm{rms}}=1 / 2 \pi \int_{0}^{2 \pi} 1^{2} d(w t)=I_{p} \sqrt{2} \\
& V_{\mathrm{rms}}=1 / 2 \pi \int_{\mathrm{Vid}}^{2 \pi}(\mathrm{wt})=\mathrm{V}_{\mathrm{p}} \sqrt{2} \\
& I_{d c}=1 / 2 \pi \int_{0}^{2 \pi} I d(w t)=2 I_{p} / \pi \\
& 2.6 \\
& V_{d c}=1 / 2 \pi \int_{0}^{2 \pi} \operatorname{Vid}(w t)=2 \mathrm{Vm} / \pi
\end{aligned}
$$

With a resistive load;

$$
\mathrm{V}_{\mathrm{dc}} 2 \sqrt{2} / \pi \mathrm{V}_{\mathrm{rms}}=0.9 \mathrm{~V}_{\mathrm{rms}}
$$

$$
\mathrm{I}_{\mathrm{dc}}=2 \sqrt{ } 2 / \pi \mathrm{I}_{\mathrm{ms}}=0.9 \mathrm{I}_{\mathrm{rms}}
$$

## With a capacitive filter;

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{dc}}=1.41 \mathrm{~V}_{\mathrm{ac}} \\
& 2.10 \\
& \mathrm{I}_{\mathrm{dc}}=0.62 \mathrm{I}_{\mathrm{ac}}
\end{aligned}
$$

With a capacitive filter

$$
\begin{align*}
& \mathrm{I}_{\mathrm{dc}}=0.62 \mathrm{I}_{\mathrm{nc}}
\end{align*}
$$

Due to the diode voltage drop $\mathrm{V}_{\mathrm{d}}$,
$\mathrm{V}_{\mathrm{dc}}=1.42 \mathrm{~V}_{\mathrm{nc}}-\mathrm{V}_{\mathrm{d}}$2.12

The waveform of the output of a full wave rectifier is given below in fig 2.2
vdc


Fig 2.2 Waveform of a Full Wave Rectifier

### 2.4.3 Peak Inverse Voltage

This is the maximum voltage that occurs across the rectifying diode in the reverse direction. It is also the minimum voltage to which the diode can be subjected.

## 5 INTEGRATED CIRCUIT VOLTAGE REGULATORS

he two basic elements of a stabiliser circuit, i.e. the voltage reference hd voltage amplifier, can easily be combined into an IC, offering the Hvantages of extremely good regulation, compact size and easy to use. he principle of operation is still based on the Zener diode mode of peration but with some added improvements. IC regulators are designed r specific fixed voltage.

In example of a typical I(: regulator is shown in figure 2.3 below. ( $\mathrm{A}_{1}$ ${ }^{d} C_{B}$ are decoupling capacitors that maintain low output impedance at frequencies. The output impedance of all regulators tends to rise at gh frequencies. It is very important to note that the minimum Irmissible input voltage of all IC regulators should be greater than their ing for proper functioning. Examples of typical IC regulators are 780s, LLOS, 781105, 79L05, 78L12, 317 etc.


[^0]
### 2.6 TIMING CIRCUIT

In any electronics project where switching is required, it is very important to generate a pulse signal that will be able to change between two voltage levels (i.e. for digital circuits), so that one level will be for switching "off" (logic 0$)$ and the other for switching "on" (logic 1), it could be viceversa in the case of logic 0 and logic 1 depending on what is expected. In this particular project, a continuous pulse is required for clocking the counter so it can change its output stage for each clock input, depending on whether the counter requires a negative going or positive going transition for its operation. The pulse will be generated using a 555 timer configured in an $\Lambda$ stable manner.

### 2.6.1 The 555 Timer

The 555 is a monolithic circuit packaged in several ways. It has 8 pin-mini-DIP and has been found very useful in many electronics systems.

It is mostly used for timing circuits because of its high degree of accuracy and stability. It also exhibits a negligible drift with the supply voltage and its output current is about $200 \mathrm{~m} \wedge$.

### 2.6.2 Configuration of a 555 Timer

i. Monostable or one shot multivibrator
ii. Astable or square wave clock multivibrator.

The mode of operation of the monostable 555 timer will not be discussed extensively as it irrelevant to this project designs, but the configuration,
the time width of the output to be at logic " 1 " and the output wave-form will be given as show below in figure 2.4

(b) Its Output Wave Fiorm.

Fig. 2.4 (a) Monostable Multivibrator


### 2.6.3 Astable Multivibrator

The astable or 'free-running' multivibrator is stable in neither state (hence 'astable' which means not stable) but switches to and fro from one state to the other to give a square-wave output, i.e. it is a square-wave oscillator. It is also called a "clock" because of its use to the various parts of a computer in step.

### 2.6.3.1 Astable Configuration of 555 Timer

In figure 2.5 a and figure 2.5 b , the configuration of a 555 -timer astable multivibrator is shown.


Fig. 2.5 (a) $\wedge$ stable 555 Timer
(b) Output Wave of an Astable 555 Timer.

A 555 timer configured as an $\Lambda$ stable multivibrator is a continuous pulse generator for operating most digital circuits.

The operation of the 555 timer depends on the external resistors Ra and $R b$ and the capacitor $C$.

When there is supply voltage, the capacitor $C$ charges through $R a$ and $R b$ to two-third $(2 / 3)$ of the supply voltage and this effect makes the upper comparator inside the 555 timer to trigger the flip-flop which in turn causes the capacitor to start discharge through Rb . When the discharge researches one-third of supply voltage, the lower comparator is triggered and a new cycle is started.

### 2.6.3.2 Formulas

These are the formulas we used for the 555 timer to control the length of the pulse.
$\mathrm{t}_{1} \quad=$ charge time (how long the pulse is high)

$$
=0.693 \times(\mathrm{Ra}+\mathrm{Rb}) \times \mathrm{C}
$$

$t_{2}=$ discharge time (how long the pulse is low)

$$
=0.693 \times \mathrm{Rb} \times \mathrm{C}
$$

$\mathrm{T}=$ period $=\mathrm{t}_{1}+\mathrm{t}_{2}=0.693 \times(\mathrm{Ra}+2 \mathrm{Rb}) \times \mathrm{C} \cdots-\cdots-\cdots-{ }_{-2} .15$


### 2.6.4 Duty Cycle

The duty eycle, I of a recurring pulses is defined as the ratio of the (ON time to total eycle. It is the parameter that delines how the pulse shaping of the output pulse will look like.

$$
\begin{align*}
& D=\frac{t_{1}}{T}=\frac{R a+R b}{R a+2 R b} \\
& \% \text { duty cycle }=\frac{\mathrm{Ra}+\mathrm{Rb}}{\mathrm{Ra}+2 \mathrm{Rb}} \text { x } 100 \text {--------------------2.18 }
\end{align*}
$$

When Rb is very large compared to Ra , then $\mathrm{D}=1 / 2 \times 100 \%=50$, this implies that the "ON" time $t_{1}$ is equal to "OFF" time $t_{2}$ and hence a symmetrical square wave is obtained. However, if Ra is made so large that it cannot be ignored, then we have a duty cycle higher than $50 \%$, and this implies that the "ON" time, $\mathrm{t}_{1}$ is greater than the "OFF" time $\mathrm{t}_{2}$.

### 2.7 COUNTERS

A counter is a digital circuit that consists of $n$ flip-flop connected in cascade whose function is to count the number of pulse applied to its input terminals. The maximum number of possible 1 and 0 state is known as the modules of the counter and these modules cannot be great than $2^{n}$.

### 2.7.1 Types of Counters

Asynchronous or ripple counter is a counter of which the flip-flops are not in exact synchronism with the input pulse, this means that the first flip-flop is triggered by the clock and the output of which will trigger the second flip-flop etc.
Contrary to this, the synchronous or parallel counter is such that the output of the flip-flops change states immediately the pulse or clock is received. The advantage of this counter over a synchronous counters is that all the flip-flops change states simultaneously in parallel thereby reducing the propagation delay to an appreciable value.

### 2.7.2 Examples of Counters

Pure binary counter- It follows the normal binary counting sequence until $2^{n}-1$ before it resets. Note that $n$ is the number of flip-flops.

Decade counter- This is also known as BCD counters, when it counts in sequence from 0000 to 1001 , it is a counter that has 10 distinct states no matter what the sequence is. In most cases, it consists of four flip-flops connected asynchronously or synchronously (depending on the maker and type) to count in binary from 0-9.

The mode of counting is as given in table 2.1 below

Table 2.1 Output Sequence of a Decade Counter

|  | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Count | QD | QC | QB | QA |
| 0 | L | L | L | L |
| 1 | 1. | L. | 1. | 11 |
| 2 | 1. | 1. | 11 | 1. |
| 3 | $i$. | 1. | 11 | 11 |
| 4 | 1. | 11 | 1. | L. |
| 5 | 1. | 11 | 1. | H |
| 6 | i, | II | II | L |
| 7 | 1. | 11 | H | 11 |
| 8 | II | I. | I. | I. |
| 9 | H | L | L | H |

### 2.7.3 IC DECADE COUNTERS

There are series of IC chips that can be configured to work as a decade counter. These include; DM74I 590, TTTI, and IICC4017B CMOS IC, DM74L590 is a monolithic counter containing four master-slave llipflops and additional gating to provide a divide-by-two counter and a three stage binary counter for which the count cycle length is divide-by-five. It has a gated zero reset and gated set of nine inputs for use in BCD nine's complementent applications.
To use its maximum count length, the $B$ input is connected to the QA outputs. The input count pulse are applied to input A and the outputs are as described in table 2.1 above.


- Figure 2.6 (a) Pin Out of 7490 (b) Circuit Configuration of 7490 The power dissipation is 45 mW with count frequency of 42 MHzz and operating voltage between 3 V and 9 V dc.


### 2.8 DECODERS

A logic circuit that accepts a set of inputs that represents a binary and activates only the output that correspond to that input numbers is called a decoder.

Various types of decoders are available among which are:
i. Binary to octal or 3-line-to-8-line decoder
ii. BCD - to- decimal - decoder ( 1 of 10 decoder)
iii. BCD - to -- Seven segment decoder.

Decoders are used whenever an output or a group of outputs is to be activated only on the occurrence of a specific combination of inputs. In BCD-to-decimal decoder, the input combinations from a counter i.e.

74LS90 may be required to give a single output for each combination for use as a sequential counter in lighting display as the case is in this project.

### 2.9 CAPACITORS

A capacitor is a device that stores electrical energy in the form of an electrostatic field. They are widely used in filtering or to remove ac signals from a variety of circuits. In a de circuit, they can be used to block the flow of direct current while allowing ace signals to pass.
Capacitors take a predictable time to charge or discharge and can be used in a variety of time-delay circuits.
The value of a smoothing (liltering) capacitor is determined by equation 2.19 below
$\mathrm{C}=\frac{I T}{\mathrm{~V}_{\text {reak }}-\mathrm{V}_{\text {reg }}}$

Where
$I=$ current drawn
$T=$ period
$\mathrm{V}_{\text {peak }}=$ maximum voltage
$\mathrm{V}_{\text {reg }}=$ regulated voltage
Note that:

### 2.10 RELAY

A relay is a coil with a specified inductance (LC, in Henry) that causes a contact to open or close when a specified current. $\mathrm{I}_{\mathrm{on}}$ in Ampere charges it.

The magnetic relay can be used as a normally open or normally closed relay. It is activated when the current in the energising circuit exceeds the value of the switch-on current, $I_{o n}$. During operation, the contact switches
from the normally closed terminals to the normally open terminals. The relay will remain on as long as the current in the circuit is greater than holding current, $\mathrm{I}_{\text {hd }}$. The value of $\mathrm{I}_{\mathrm{hd}}$ must be less than that of $\mathrm{I}_{\mathrm{on}}$.
The contact remains in the same position until the current falls below the holding value, $I_{h d}$ in Ampere, at which point it returns to its original position.
The energizing coil of the relay is modelled as inductor, and the relay's switching contact is modelled as resistors. The circuit diagram of a relay is shown below.


## CHAPTER THREE

### 3.0 DESIGN AND CONSTRUCTION.

3.1 INTRODUCTION.

As it was stated in the previous chapter, the whole operation of the traffic control system is based on the sequential operation of a 4-bit decade counter and the output of 1 of 10 BCD decoder/driver.
The power supply unit consists of a transformer with two voltage regulators - 5 and 9 volts dc, except for the mains needed to run the incandeseent lamps. The sequence of the changes of the light bulbs obtained by decoding the output of the 1 of 10 B('I) decoder/driver. The outputs of this IC: were then used to switch relays connected to the lamps fed from the domestic power supply.

### 3.2 DESIGN SPECIFICATION

It is expected that the traflic light control systems should meet the following general specification:
i. It should be powered by a 240 Volts AC mains supply, which is then converted to 5 volts and 9 volts by the use of voltage regulators after stepping it down by a transformer.
ii. In order to obtain the logical operation of load circuit, a
pulse generator (in this case an astable configured 555
timer) should be used in the generation of train of pulses.
iii. The input of the decade counter should be fed by the output of the pulse generator.
iv. The output of the decade counter should be connected to the input of the 1 of 10 BCD decoder/driver.
v. The output from the 1 of 10 BCD decoder/driver should be capable of driving the relay circuit that consists of diodes, relays and electric bulbs
rated 40 Watts each. Since the pulses from the decoder is active low, the use of transistors in the relay circuit was necessary. The various stages of the traffic light control system (block diagram) is shown in figure 2.1

### 3.3 POWER SUPPLY

The power supply functions basically to provide the necessary de voltage with low level of ac ripple and with good stability and regulation. It is important to state here that sometimes the source of this power supply could be a battery, but oflen power is obtained from a unit that converts the normal single-phase ac mains supply from local source (e.g. NIIP $)$ 240 Volts to some different value of ac voltage. One of the various methods of achieving a stable de voltage from ac mains is by the use of linear stabiliser.

In the case of this project, $240 / 12$ volts centre tapped step-down transformer was used to step down the ac voltage. The desired 5 volts and 9 volts for the logic circuit and the relay circuit respectively were then realised using a full-wave bridge rectifier to steady dc voltage with respective voltage regulators connected in parallel to the output of the transformer.

The rectifier unit that converts the ac voltage into unidirectional current pulses as shown in figure 3.1 has four diodes - D1, D2, D3 and D4 with IC voltage regulators the principle of operation has been explained in section 2.4.2.

### 3.3.1 Component and Values

Transformer : one 240/ 12 volts dc output
Diodes: $\mathrm{D} 1=\mathrm{D} 2=\mathrm{D} 3=\mathrm{D} 4=1 \mathrm{~N} 4007$
Capacitor : $220 \mathrm{uF}, 25$ volts
IC1 : 7809 voltage regulator


Fig 3.1 Regulated Power Supply For 5 volts and 9 volts de Output

### 3.4 THE PULSE GENERATOR

The 555 timer configured in astable mode was used in this project work to generate pulses that drives the decade counter which consequently drives the decoder. The timer has voltage specification of $5-18$ volts input and when operated from a 5 volts supply as the case is here, it is compatible with integrated circuit, Transistor - Transistor Logic (TTL). The pin out and the diagram of 555 timer configured in astable mode is shown in figure 2.5 a .
For this project, the period of each pulse was chosen to be five seconds, i.e. $T=5$ secs. To achieved this period, the values of an Ra and C were chosen to be 10 k and 10 uF respectively. from equation 2.16 we can now calculate the value of Rb .
i.e. $1 / \mathrm{T}=1.44 /[\mathrm{Ra}+2 \mathrm{Rb}) \times \mathrm{C}]$
$\mathrm{T}=[(\mathrm{Ra}+2 \mathrm{Rb}) \mathrm{C}] / 1.44$
$5=\left[(10,000+2 \mathrm{Rb}) \times 10 \times 10^{-6}\right] / 1.44$
$7.2=(10,000+2 \mathrm{Rb}) \times 10 \times 10^{-6}$

$$
\begin{aligned}
& 10,000+2 \mathrm{Rb}=720 \times 10^{3} \\
& 2 \mathrm{Rb}=710 \times 10^{3} \\
& \mathrm{Rb}=355 \mathrm{~K}
\end{aligned}
$$

A choice of $357 \mathrm{~K} \Omega$ resistor was chosen and a potentiometer of $470 \mathrm{~K} \Omega$ was used to vary out the needed value.

### 3.4.1 Components and Values

Resistor $\mathrm{Ra}=10 \mathrm{~K} \Omega$
Resistor $\mathrm{Rb}=375 \mathrm{~K} \Omega$
Capacitor $\mathrm{C}=10 \mu \mathrm{~F}, 16 \mathrm{~V}$.
555 timer $=$ LM555IC

### 3.5 IC COUNTERS ANID DECODER/DRIVER

### 3.5.1 The 74LS90 IC

This is a synchronous counter known as a decade counter. It is a counter packaged in Transistor-Transistor Logic (TTL) which contains parallel connections of four flip-flops. This counter counts from 0 to 9 in its binary equivalent i.e. 0000,0001 , etc to 1001 . the table below shows the counting sequence of a 741 S90 decade counter. The outputs of this counter were decoded using logic gates. Logic gate is a device that performs a predetermined logic operation according to its logic function. For the purpose of this project, the choice of 74LS90 was made of which the outputs were to drive the BCD 1 of 10 decoder/driver.
Table 3.1 shows the true table of 74L590 decade counter and the pin out is shown in figure 2.6a

### 3.5.2 The 74LS145 IC

This is the IC of which the outputs were used in driving the relays and subsequently the traffic lights. This is a BCD - to - decimal decoder/driver. It consists of eight inverters and then four input NAND
gates. These decoder feature high performance, n-p-n transistors designed as indicator/relay drivers or as open collector logic-circuit drivers.

Table 3.2 shows the truth table of the BCD to decimal decoder/driver. This IC was used in the design of this project.


Fig 3.2 The Logic Circuit Diagram of Traffic Lights Control System

Table 3.2 Truth Table of BCD to Decimal Decoder/Driver IC

| NO. | InPUTS | OUTPUTS | $\begin{aligned} & \text { NO. OF } \\ & \text { PERIODS } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{Q}_{\mathrm{D}} \quad \mathrm{Q}_{\mathrm{C}} \quad \mathrm{Q}_{\mathrm{B}} \quad \mathrm{Q}_{\mathrm{A}}$ | 0123456789 |  |
| 0 | $\begin{array}{lllll}0 & 0 & 0 & 0\end{array}$ |  | Period 1 |
| 1 | 0000 | 1011111111 | Period 2 |
| 2 | 000 | 1101111111 | Period 3 |
| 3 | $\begin{array}{llll}0 & 0 & 1\end{array}$ | 1110111111 | Period 4 |
| 4 | 0) 100 | 1111011111 | Period 5 |
| 5 | $\begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | 1111101111 | Period 6 |
| 6 | $\begin{array}{llll}0 & 1 & 1\end{array}$ | 1111110111 | Period 7 |
| 7 | () 1111 | 1111111011 | Period 8 |
| 8 | 100 | 1111111101 | Period 9 |
| 9 | 10000 | 1111111110 | Period 10 |

It is important to note that the outputs of BCD to decimal decoder/driver are high at low state, i.e.
" 0 " = high
$" 1 "=$ low
The decoded outputs of the 74 LS 145 were used to design the traffic lights control system. The function table below shows how this is used and the logic combinations that was obtained for the roads.

Table 3.3 Function Table Showing How Decoded Outputs of the Decoder was Applied to the Roads.


From the function table of Table 3.3, R, $\Lambda$ and G represents the Red, Amber and the Green lamps respectively. It can be observed from this function table that for periods $1,2,3$ and 4 , the green lamp of road N comes up indicating that road $N$ vehicles can move. Likewise Road S , the same periods keep the green lamp of the road S on.
For period 5, as the vehicle on road N and road S are stopping, those on roads E and W are getting ready to move. We can observe that for periods $6,7,8$ and 9 the green lamp of road $E$ comes up and also the green lamp of road W indicating that vehicles on these roads can move.

For period 10, as the vehicles on roads $E$ and $W$ stop moving, those on roads N and S get ready to move.
From Table 3.2, the transition for each of the periods can be written in Boolean Algeria as shown below:

## For period 1

$\left.\bar{Q}_{A} \bar{Q}_{B} \bar{Q}_{C} \bar{Q}_{1}\right)$
For period 2
$Q_{A} \bar{Q}_{11} \bar{Q}_{1} \cdot \bar{Q}_{11}$
For period 3
$\bar{Q}_{A} \mathrm{Q}_{13} \bar{Q}_{C} \bar{Q}_{1}$

## For period 4

$\mathrm{Q}_{\Lambda} \mathrm{Q}_{13} \overline{\mathrm{Q}}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{b}}$
For period 5
$\overrightarrow{\mathrm{Q}}_{\mathrm{A}} \overline{\mathrm{Q}}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}$
For period 6
$\mathrm{Q}_{\mathrm{A}} \overline{\mathrm{Q}}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}$
For period 7
$\overline{\mathrm{Q}}_{\mathrm{A}} \mathrm{Q}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}$
For period 8
$\mathrm{Q}_{\mathrm{A}} \mathrm{Q}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}$

## For period 9

$\bar{Q}_{A} \bar{Q}_{B} \bar{Q}_{C} Q_{D}$
For period 10
$\mathrm{Q}_{\mathrm{A}} \overrightarrow{\mathrm{Q}}_{\mathrm{B}} \overline{\mathrm{Q}}_{\mathrm{C}} \mathrm{Q}_{\mathrm{D}}$

From the above logic transition we therefore proceed to show the transition of each road:

For road $\mathbf{N}$ green and red lamps
Period $1+$ Period $2+$ Period $3+$ Period 4
$\overline{\mathrm{Q}}_{\wedge} \overline{\mathrm{Q}}_{\mathrm{B}} \overline{\mathrm{Q}}_{C} \overline{\mathrm{Q}}_{\mathrm{D}}+\mathrm{Q}_{\wedge} \overline{\mathrm{Q}}_{\mathrm{B}} \overline{\mathrm{Q}}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}+\overline{\mathrm{Q}}_{\wedge} \mathrm{Q}_{\mathrm{B}} \overline{\mathrm{Q}}_{C} \overline{\mathrm{Q}}_{\mathrm{D}}+\mathrm{Q}_{A} \mathrm{Q}_{\mathrm{B}} \overline{\mathrm{Q}}_{C} \overline{\mathrm{Q}}_{\mathrm{D}}=\overline{\mathrm{Q}}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}$

## For road $\mathbf{N}$ amber lamp

Period $5+$ Period 10

$$
\begin{gathered}
\overline{\mathrm{Q}}_{\wedge} \overline{\mathrm{Q}}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}+\mathrm{Q}_{\wedge} \overline{\mathrm{Q}}_{\mathrm{B}} \overline{\mathrm{Q}}_{\mathrm{C}} \mathrm{Q}_{\mathrm{D}} \\
=\overline{\mathrm{Q}}_{\mathrm{B}}
\end{gathered}
$$

For road E green and red lamps
Period $6+$ Period $7+$ Period $8+$ Period 9

$$
\begin{aligned}
& \left.Q_{A} \bar{Q}_{13} Q_{C} \cdot \bar{Q}_{1}+\bar{Q}_{A} Q_{B} Q_{C} \bar{Q}_{1)} \mid Q_{\Lambda} Q_{B} Q_{C} \bar{Q}_{1)}+\bar{Q}_{A} \bar{Q}_{13} \bar{Q}_{( } \cdot Q_{1}\right) \\
& =Q_{\Lambda} Q_{C}+\bar{Q}_{\Lambda} \bar{Q}_{B} \bar{Q}_{C} Q_{D}
\end{aligned}
$$

For road E amber lamp
Period $5+$ Period 10

$$
\begin{gathered}
\bar{Q}_{\Lambda} \bar{Q}_{B} Q_{C} \bar{Q}_{1}+Q_{A} \bar{Q}_{B} \bar{Q}_{C} Q_{1)} \\
=\bar{Q}_{B}
\end{gathered}
$$

## For road $S$ green and red lamps

Period $1+$ Period $2+$ Period $3+$ Period 4

$$
\begin{aligned}
& \overline{\mathrm{Q}}_{\mathrm{A}} \overline{\mathrm{Q}}_{\mathrm{B}} \overline{\mathrm{Q}}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}+\mathrm{Q}_{A} \overline{\mathrm{Q}}_{\mathrm{B}} \overline{\mathrm{Q}}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}+\overline{\mathrm{Q}}_{\mathrm{A}} \mathrm{Q}_{\mathrm{B}} \overline{\mathrm{Q}}_{\mathrm{C}} \mathrm{Q}_{\mathrm{D}}+\mathrm{Q}_{\Lambda} \mathrm{Q}_{\mathrm{B}} \overline{\mathrm{Q}}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}} \\
& =\overline{\mathrm{Q}}_{\mathrm{D}} \overline{\mathrm{Q}}^{2}
\end{aligned}
$$

## For road $S$ amber lamp

Period $5+$ Period 10
$\bar{Q}_{A} \bar{Q}_{B} Q_{C} \bar{Q}_{D}+Q_{A} \bar{Q}_{B} \bar{Q}_{C} Q_{D}$

$$
=\overline{\mathrm{Q}}_{\mathrm{B}}
$$

## For road $\mathbf{W}$ green and red lamps

Period $6+$ period $7+$ period $8+$ period 9

$$
\begin{aligned}
\mathrm{Q}_{\mathrm{A}} \overline{\mathrm{Q}}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}} & +\overline{\mathrm{Q}}_{\mathrm{A}} \mathrm{Q}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}+\overline{\mathrm{Q}}_{\mathrm{A}} \overline{\mathrm{Q}}_{\mathrm{B}} \overline{\mathrm{Q}}_{\mathrm{C}} \mathrm{Q}_{\mathrm{D}}+\mathrm{Q}_{\mathrm{A}} \mathrm{Q}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}} \\
& =\mathrm{Q}_{\Lambda} \mathrm{Q}_{\mathrm{C}}+\overline{\mathrm{Q}}_{A} \overline{\mathrm{Q}}_{\mathrm{B}} \overline{\mathrm{Q}}_{\mathrm{C}} \mathrm{Q}_{\mathrm{D}}
\end{aligned}
$$

## For road $\mathbf{W}$ amber lamp

Period $5+$ Period 10
$\overline{\mathrm{Q}}_{\mathrm{A}} \overline{\mathrm{Q}}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \overline{\mathrm{Q}}_{\mathrm{D}}+\mathrm{Q}_{\mathrm{A}} \overline{\mathrm{Q}}_{\mathrm{B}} \overline{\mathrm{Q}}_{\mathrm{C}} \mathrm{Q}_{\mathrm{D}}$

$$
=\quad \overline{\mathrm{Q}}_{\mathrm{B}}
$$

### 3.5.3 Components and Values

The 74LS145 BCD to decimal decoder/driver.
The 74LS90 Decade counter.

### 3.6 OUTPUT STAGE

An interfacing unit is required for this project to handle 240 volts ac mains. This interfacing unit is what is called the output stage and it could be made of solid state using thyristors or trine networks or made electrochemically by using transistors and relays. Fior this project, the output stage is made up of switching diodes, relays and indicator lamps. Since the output of the decoder is high at low state, there is no need amplifying the circuit with transistors.
When the output of the logic circuit is high so that there is a complete circuit with the relay, about Gvolts connected to the relay will appear across the relay coil. With this, the coil becomes energised and this consequently closes the normally open terminal thus closing the ac path through the lamp, the lamp then turns on. This lamp remains on for as long as the logic output is in the high state.
On the other hand, when the output of the logic gate turns to low, the coil of the relay is de-energised and this brings the contact to be open and the lamp goes off.

This explanation is for the normally open contact that was used in this project for the contact of the lamps. The relay used here is a single polesingle throw relay. The circuit diagram for a relay is shown in figure 2.7 above.

### 3.6.1 Components and Values

Relay coil resistance $=4.2 \mathrm{~K} \Omega$
Relay voltage $\mathrm{Vr}=6$ Volts
Diodes D5-D10 $=$ IN4007

### 3.7 CONSTRUCTION

The project or bread board was first used to build and wire the complete circuit of this project. The relay contacts were confirmed to be behaving as expected on the board. On achieving this positive response, the circuit was then earefully buill on the Vero board. IC sockets were first inserted where it was necessary on the hoard and then soldered. Similarly, other components were carefilly soldered on the board. Iinally, the ICs were then placed into the IC sockets where the provision has been made.

### 3.7.1 Coupling and Testing

The circuit was assembled together to give a complete traflic control system for a 4-way junction. The signal indicators were made of three colours of lamps for each signal head for the : vads. These colours consists of the red lamp on top, amber in the middle and the green lamp at the bottom.

The bulbs rated 40 -watts each were connected to the mains supply with relay contact as switches. After ensuring that the coupling was done neatly and properly, the overall circuit was tested and found in good working condition.
The circuit design diagram is enclosed in this project book.

### 3.8 RESULTS AND ANALYSIS

In Table 3.3 of this project work, the result of this project has been elaborately tabulated. The clock pulse whose period depends on the duration desired was produced by the pulse generator ( 555 timer). It can be seen also that the Table 3.3 shows the sequence and periods for each of the lamps. We see from this table that each state represents a clock
pulse and the combination of these pulses were used in the operations of the different time length of the lamps.
Table 3.2 shows how these states have been separated into periods, i.e. periods 1 to 10 . We observe that the green lamp of road $N$ and the red lamp at road C come up for the first four periods, likewise the green lamps and the red lamp of roads $S$ and W respectively.
In period 5, the amber lamps come up and this is followed by the green lamps of roads F , and W and red lampor of roads N and $S$ for period $6,7,8$ and 9 .
Finally, period 10 turns on the second sequence of the amber lamps. It is important to note here that the red lamps follows the amber when amber has been on by itself alone.

### 3.9 SUMMARY OF OPERATION

The power supply is from ace mains, 5 and 9 volls I)(: were regulated oul using voltage regulators afler stepping down with a $240 / 12$ volts transformer which was rectified using bridge rectification.
The 5 volts de supply provides the source for the pulse gencrator ( 555 timer) to operate and it subsequently serves as the source for the logic circuit. The relay switches were activated by the 9 volts dc supply.

The pulse generator provides clock pulses which were used to trigger the decade counter. The output of the decade counter were then decoded using the BCD to decimal decoder/driver. The output of this decoder is connected to the final stage of this project work. As mention earlier, the final stage consists of relays, switching diodes and lamps. Depending on the state of these relays, the lamps were turned on or off as the case may be.


## CHAPTER FOUR

### 4.0 CONCLUSION AND RECOMMENDATION

### 4.1 CONCLUSION

It can be concluded that a pre-timed trallic control system for a 4-way junction has been designed and constructed. With carefil combination of this logic circuit of this control system, other sequence can be achieved which can be used for traflic control of similar junctions.

### 4.2 RECOMMENIATION

I recommend the following based on the above mentioned problems:
i. The electrical laboratory should be equipped with testing equipment such as IC test equipment
ii. Books that contain information like the traffic codebook should be made available in the University I ibrary.
iii. An advance project books on the use of EPROM for traffic control system should be made available also in the University Library.

### 4.3 PROBLEMS ENCOUNTERED

In the cause of designing and constructing this project work, the major problems problem encountered include:
i. The difficulty in combining the lamps in logic sequence with the logic combination. Nevertheless browsing through the internet helped greatly. ii. There was no means of verifying if an IC is functioning normally or not, so trouble shooting was hectic.

## REFERENCES

1. HOWARD M. BERLIN, The 555 timer Application Source book
2. RON $\wedge$ LD J. TOCCI $\wedge$ ND NEAL S. WIDMER(1990),

Digital system Principles and Application (International Education) $7^{\text {th }}$ edition.
 Electronics Devices and (ireuil Theory, the edition IISA.
4. 'TOM IOIN('AN $\wedge N I)$ JOIIN MURRAY, Adventures with microelectronics (1998)
5. I'ONY VAN R ()ON WIEBSITIE (190 (O-2000)
6. R(OH PNISLIEY 200A,
http/home.cogeco.ca/ rpaisley $4 /$ circuitindex.html

## APPENDIX

## Advantages of CMOS over TTL ICs

i. Low power dissipation, typically 10 nW per gate.
ii. Wide operating temperature range, -40 C to +85 C .
iii. Iligh I) (' fantoul.
iv. Wide operaling supply volige range, 15 V 10115 V .
v. Execolen molse immonily.
vi. Imputs and oulputs ane proleoted against clectrostatic voltages.
vii. Bulfered oulputs on all circuits.

Advantages of T"IL over CMOS IC's
"ll, ICs can withstand rough handling to a greater extent.

minected, about 1 mA of current must be drawn out to hold them at Q. The output can sink up to 16 mA (enough to light an LED), but frource only about $2 \mathrm{~m} \wedge$. To switch larger currents, they are appropriate transistors. The frectuency of TTL, IC's is about (he right conditions).


[^0]:    5. 2.3 IC Regulator Circuit Configuration.
